UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/723,104	11/26/2003	Ketan Padalia	ALTRP196/A1103	1304
	7590 10/29/200 STIN VILLENEUVE &	EXAMINER		
ATTN: ALTER P.O. BOX 7025		NGO, CHUONG D		
OAKLAND, CA	-		ART UNIT	PAPER NUMBER
			2193	
			MAIL DATE	DELIVERY MODE
			10/29/2008	PAPER

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

		Applica	tion No.	Applicant(s)		
Office Action Summary		10/723,	104	PADALIA ET AL.		
		Examin	er	Art Unit		
		Chuong	D. Ngo	2193		
Period fo	The MAILING DATE of this commun or Reply	ication appears on t	he cover sheet with the	correspondence ad	dress	
A SHO WHIC - Exter after - If NO - Failur Any r	ORTENED STATUTORY PERIOD F SHEVER IS LONGER, FROM THE M Issions of time may be available under the provisions SIX (6) MONTHS from the mailing date of this common period for reply is specified above, the maximum stare to reply within the set or extended period for reply eply received by the Office later than three months and patent term adjustment. See 37 CFR 1.704(b).	IAILING DATE OF To f 37 CFR 1.136(a). In no on the individual of t	THIS COMMUNICATION CONTROL THE COMMUNICATION CONTROL THE CONTROL T	ON. timely filed om the mailing date of this c NED (35 U.S.C. § 133).		
Status						
2a)⊠	Responsive to communication(s) file This action is <b>FINAL</b> .  Since this application is in condition closed in accordance with the practi	2b)⊡ This action is for allowance excep	non-final. ot for formal matters, p		e merits is	
Dispositi	on of Claims					
5)□ 6)⊠ 7)□ 8)□ Applicati	Claim(s) 1-16 is/are pending in the a 4a) Of the above claim(s) is/a Claim(s) is/are allowed. Claim(s) 1-16 is/are rejected. Claim(s) is/are objected to. Claim(s) are subject to restrict on Papers The appointmention is objected to by the	re withdrawn from o				
10)	The specification is objected to by the The drawing(s) filed on is/are. Applicant may not request that any objected to Replacement drawing sheet(s) including the oath or declaration is objected to	a) accepted or I ction to the drawing(s) the correction is requ	be held in abeyance. Sired if the drawing(s) is continuous	ee 37 CFR 1.85(a). objected to. See 37 Cl	• •	
Priority u	ınder 35 U.S.C. § 119					
<ul> <li>12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).</li> <li>a) All b) Some * c) None of:</li> <li>1. Certified copies of the priority documents have been received.</li> <li>2. Certified copies of the priority documents have been received in Application No.</li> <li>3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).</li> <li>* See the attached detailed Office action for a list of the certified copies not received.</li> </ul>						
2)  Notic 3) Inforr	t <b>(s)</b> e of References Cited (PTO-892) e of Draftsperson's Patent Drawing Review (F nation Disclosure Statement(s) (PTO/SB/08) r No(s)/Mail Date <u>8/7/08</u> .	PTO-948)	4) Interview Summa Paper No(s)/Mail 5) Notice of Informa 6) Other:			

Art Unit: 2193

## **DETAILED ACTION**

1. Claims 1-14 and 16 are rejected under 35 U.S.C. 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention.

As per claim 1, "the first K-LUT portion" and "the second K-LUT portion", line 17, lack proper antecedent basis.

As per claim 16, "the K-LUT", lacks a proper antecedent basis.

2. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

- (a) the invention was known or used by others in this country, or patented or described in a printed publication in this or a foreign country, before the invention thereof by the applicant for a patent.
- (b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.
- 3. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
  - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 4. Claims 1-3,9 and 10 are rejected under 35 U.S.C. 102(b) as being clearly anticipated applicant's admission of prior art disclosed in figure 1 of the present application.

Art Unit: 2193

Applicant's admitted prior art in figure 1 discloses an LE for a programmable logic device including a K input look-up table having a plurality of portions (102,104) each portion clearly connected to a routing architecture via an input line network and having circuitry for generating binary result signals(outputs from table 102 and 104)) indicative separate one a plurality of stages of the arithmetic combination of binary input signals, and clearly providing the binary result signal to an output line network, wherein the input line network is configured to provide at least a first one (C) of the input signals to both the first K-LUT portion and the second K-LUT portion in a first state, and provide a first carry-in signal to the first K-LUT portion and a second carry-in signal to the second K-LUT portion in a second state (the first and second carry-in signals are obtained from the same signal Cin); and wherein the input line network and the output line network clearly have input multiplexers and output multiplexers, respectively, as claimed.

5. Claim 15 is rejected under 35 U.S.C. 103(a) as being unpatentable over Tavana et al. (5,682,107) in view of Rose et al. (5,724,276).

Tavana et al. discloses in figure 1 a programmable logic device (100) including a plurality of logic array blocks (101) connected by a PLD routing architecture (see figure 2B), wherein at least one LAB includes a logic element (300, see figures 3A, and 5A) configurable to arithmetically combine a plurality of binary input signals (AB) in a plurality of stages, the LE comprising look-up table logic having K inputs (a "K-LUT") including a plurality of portions (F,J,H,J) each portion connected to a routing architecture (see figure 3A) via an input line network and having circuitry for generating binary result signals(H,C) indicative separate one a

Art Unit: 2193

plurality of stages of the arithmetic combination of binary input signals, and providing the binary result signal to an output line network, wherein the input line network and the output network have input multiplexers and output multiplexers, respectively, as claimed (see figure 3A-3C). It is noted the Tavana et al does not disclose least one output multiplexer coupled to select among signals at the output of the K-LUT under the control of a carry in signal from a preceding K-LUT portion to the logic element as claimed. However, Rose et al disclosed in figure 2b additional circuit elements including an output multiplexer (F5) coupled to select among signals at the output of the K-LUT under the control of a carry in signal from a preceding K-LUT portion to the logic element. It would have been obvious to a person of ordinary skill in the art to provide Tavana et al. with additional circuit element as taught by Rose et al in order to implement additional useful function in an efficient manner (see bridging paragraph of cols. 1 and 2 in Rose et al.)

6. Applicant's arguments filed on 08/07/2008 have been fully considered but they are not persuasive with respect to claim 15 because in figure 2b of Rose, when M is set to 1, the MUX F5 clear select between the outputs of LUT G and LUT S as claimed.

Applicant's arguments with respect to claims 1-3,9 and 10 have been considered but are moot in view of the new ground(s) of rejection.

7. Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

Art Unit: 2193

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.

8. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Chuong D. Ngo whose telephone number is (571) 272-3731. The examiner can normally be reached on Monday-Friday.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Lewis, Jr. A. Bullock can be reached on (571) 272-3759. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Art Unit: 2193

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

/Chuong D Ngo/ Primary Examiner, Art Unit 2193

10/27/2008